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Abstract 
 
The modified sinusoidal pulse-width modulation (SPWM) is one of the PWM techniques used in three-phase AC–DC buck 
converters. The modified SPWM works without the current sensor (the converter is current sensorless), improves production of 
sinusoidal AC current, enables obtainment of near-unity power factor, and controls output voltage through modulation gain 
(ranging from 0 to 1). The main problem of the modified SPWM is the huge starting current and voltage (during transient) that 
results from a large step change from the reference voltage. When the load changes, the output voltage significantly drops 
(through switching losses and non-ideal converter elements). The single-input single-output (SISO) approach with minor-loop 
voltage feedback controller presented here overcomes this problem. This approach is created on a theoretical linear model and 
verified by discrete-model simulation on MATLAB/Simulink. The capability and effectiveness of the SISO approach in 
compensating start-up current/voltage and in achieving zero steady-state error were tested for transient cases with step-changed 
load and step-changed reference voltage for linear and non-linear loads. Tests were done to analyze the transient performance 
against various controller gains. An experiment prototype was also developed for verification. 
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I. INTRODUCTION 
 Three-phase AC–DC buck converters have obtained high 
interest for telecommunication equipment (front-end 
converters), motor drives, uninterruptible power supply 
systems, and power supply for process technologies. 
Switch-mode configurations, which replace conventional 
diode-rectifiers, have been extensively developed to overcome 
the disadvantages of conventional diode-rectifiers, including 
poor line power and high harmonic content on the grid. 
Various switching control strategies for three-phase power 
converters have been discussed [1]–[8]. These strategies 
include hysteresis current mode control, average current mode 
control, carrier-based pulse-width modulation (PWM), 
predictive current-control technique, and space vector 
modulation. The main objective of these studies is to improve 
the AC–DC input current wave-shape (into near-sinusoidal 
shape) while obtaining unity power factor to comply with 
governmental and international standards, such as IEEE 519, 
IEC-1000, and IEC 61000-3-2 [9], [10]. 
The most recognized technique is PWM, which has simple 
control and a wide range of application. The application of 
PWM has been reported in [11]. Utilizing the PWM improves 
the power quality of AC–DC power converters. The authors in 
[12] conclude that PWM regenerative rectifiers are highly 
developed, the technology is mature, and their industry 
acceptance is wide. The simplest PWM technique is 
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carrier-based PWM, which is used at fixed frequency in which 
the modulating signals are controlled by varying the duty cycle. 
Modified sinusoidal pulse-width modulation (SPWM) is a 
carrier-based PWM that is suitable for three-phase AC–DC 
buck converter application. Theoretically, the switching 
technique uses two types of carrier signals (“M” and “W” 
shapes) and 1/6 of sine-wave as a reference signal (stored in a 
lookup table). This approach allows current sensorless 
strategies to generate gating signals for the appropriate power 
converter switches. 
The modified SPWM switching scheme discussed in 
[13]-[16] was implemented in a unidirectional AC–DC 
three-phase, three-switch, 12-diode buck converter. The 
modified SPWM worked well when integrated with Flyback 
[13] and Sepic [14], [17] converters to achieve a wide range of 
input and output voltage. These studies prove that the modified 
SPWM achieves high-quality AC-current waveform, 
near-unity power factor, and system stability. These papers also 
show controllability of DC output voltage through modulation 
gain. However, without feedback control strategy, large 
starting current and voltage (during transient) result from large 
step-changes to the reference voltage because of the DC-side 
LC filter. In practice, a significant quantity of voltage drop is 
present when the modulation gain changes on the basis of 
theoretical calculation. This voltage drop is likewise caused by 
load changes due to the losses in the non-ideal converter 
elements, insulated-gate bipolar transistors (IGBT), and diodes. 
Another current sensorless approach proposed in [18] used 
PWM with input displacement factor correction in an AC–DC 
unidirectional six-switch six-diode buck converter. The paper 
simulated and experimented with modulation gain without 
feedback control and suggested the use of voltage feedback 
control to address the drawbacks of an uncompensated system. 
The current paper proposes a simple and practical digital 
voltage feedback control that addresses the drawbacks of a 
modified SPWM. Unlike the typical controller that has inner 
(current) and outer (voltage) control loops, the single-input 
single-output (SISO) approach with minor-loop voltage 
feedback uses only one voltage sensor for the entire system. 
Simulations on MATLAB/Simulink verify the capability of 
and effectiveness in compensating start-up current/voltage and 
steady-state error. Fig. 1 shows the AC–DC buck converter 
with six-switch circuit configuration used.  
 
The proposed controller has these features: 
1. The controller has no current sensor. 
2. The controller has only one DC-voltage sensor and updates 
the steady-state voltage. Change in the output voltage 
reference or load triggers the controller to update a new 
modulation gain ranging from 0 to 1. The controller is 
capable of compensating huge transient voltage/current and 
of achieving zero-steady-state-error output voltage. 
3. The transient response can be controlled by tuning the 
proportional gain (Kp) only, which is an advantage over 
cascaded proportional-integral-derivative (PID) that tunes 
two or three parameters [15], [19]. 
4. The control principle is applicable to any AC–DC buck 
converters, e.g., three-switch 12-diode [13–16] or 
bidirectional three-phase [20]. 
 
II. MODIFIED SPWM STRATEGY AND SYSTEM 
CONFIGURATION 
 
 
 
 
 
 
 
 
 
 
 
 
 Fig. 1 Ac-dc buck converter (6-switch 6-diodes) 
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Fig. 2. (a) The illustration of generating modified SPWM. (b) Six 
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A modified SPWM gating signal is generated by dividing a 
sine waveform (considered a reference signal) into six equal 
sections [21]; see Fig. 2(a). Fig. 2(b) shows a three-phase 
voltage waveform (reference signal) divided into six equal 
sections (I–VI) of the 360° main cycle. A similar pattern is 
repeated in each section; therefore, the analysis focuses on 
Section I only.  
Two reference signals “A” and “C” were used for 0° to 60° 
and 120° to 180° sine waveforms, respectively. These signals 
were compared with triangular carrier signals “M” and “W” to 
produce modulated PWM patterns [13][16]. The reference 
signal for 90° to 120° (nearer to the sine-wave peak) was 
assumed to generate an “on” pulse. 
Fig. 3 shows the circuit operation for modes 1, 2, and 3 
(Section II). Modes 1 and 2 involve generating the modulation 
patterns Ta and Tb. Mode 3 provides a path for freewheeling 
current to flow at the DC side when both Ta and Tb are “off.” 
The switch on the same leg with the Ton switch will be 
modulated into Tf (the pulse when neither Ta nor Tb or both are 
off). The commutating states of the converter switching period 
T for AC–DC operation are summarized in Table I.  
 
 
III. MATHEMATICAL ANALYSIS OF POWER 
CONVERTER 
The discussion focuses on designing a feedback controller for 
ac-dc power flow. Therefore, a mathematical analysis is done 
to prove the theory of the relationship between bridge voltage 
(VL) and modulation index (M). The input phase voltage and 
the current waveforms can be expressed in term of phasors as 
follows, 
 
°-Ð= 90ma VV ; ( )°-Ð= 90  fma II                   (1)     
)π(VV mb °--Ð= 903
2 ; )90
3
2 °-+-Ð= fπ(II mb      (2) 
)90
3
2( °-Ð= pmc VV  ; )903
2 ( °-+Ð= fπII mc           (3)        
 
where Vm is the peak voltage, Im is the peak current, and f  is 
the angle between the phase voltage and the current or 
displacement factor. From the phase voltage definitions of 
(1)–(3), the average bridge voltage VL(average) simplifies to (4) 
[15],[21].  
 
φMVV mL(average) cos2
3=                  (4)  
 
 
M is the modulation gain, ranging from 0 to 1. If the power 
factor is considered unity, then  
 
          
MVV mL(average) 2
3=
.
                 (5) 
Equation (5) shows VL increasing linearly with M, proving 
that the DC output voltage can be controlled through M. 
 
IV. LIMITS OF THE MODIFIED SPWM WITHOUT A 
FEEDBACK CONTROLLER 
The circuit with modified SPWM was simulated on 
MATLAB/Simulink. The configuration of the modified 
SPWM has LC input and output filters, 6 IGBTs, 24 diodes, 
and 1 freewheeling diode. The input filter resonant frequency 
was designed to be lower than the switching frequency to 
prevent circuit attenuation. The influence of the input filters (Lf 
and Cf) can be ignored if an appropriate input filter design is 
used [18], [22]–[24].  
Table II lists the parameters of the power converter used in 
the simulation test. Fig. 4 shows the variation of Vo against M 
in simulation and in theory (see Eq. 5) and based on the 
parameters in Table II and the load resistance. The graph 
shows Vdc increasing linearly with M.  
The modified SPWM design achieves near-unity power 
factor and provides steady-state system stability, but not the 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
TABLE I 
SWITCHING-STATE OF AC–DC BUCK CONVERTER FOR SECTIONS 
I–VI. 
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Fig. 3.  Circuit operation based-on modified SPWM in (a) 
Mode 1, (b) Mode 2, and (c) Mode 3 at section II. 
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desired transient response. Simulation tests in three transient 
conditions were done by step-changing the reference voltage 
from 60 V to 400 V with resistance and inductive loads and 
step-changing the load from 100 Ω to 20 Ω. Calculation for M 
was based on (5), and we assumed that the input and output 
powers are equal (VL(average) = Vo). 
Figs. 5(a–c) show the simulation results for phase-A voltage 
source VL-N and current source Ia, DC voltage output Vo, and 
inductor DC current IL, and M in three transient cases. All the 
cases show high overshoot (more than 35%) in output voltage 
Vo and inductor current IL, causing current stress on the 
semiconductors. In the third case, Vo and IL oscillated more 
before settling down to stability. The settling time in the first 
and third cases was 25 ms, whereas in the second case was 60 
ms. In addition, all cases had steady-state error because of 
non-ideal components (with losses). The drawbacks will be 
addressed by voltage feedback control. 
  
V. FEEDBACK CONTROLLER DESIGN 
 
A. Linear Model Design 
 
The derivation of the transfer function in the ratio of output 
voltage to input voltage (Vo/Vin) was based on second-order 
resistor-inductor-capacitor circuit on the DC side. A linear and 
time-invariant system of the plant Gp(s) was assumed. 
 
 
1
1
2 ++
==
sCRsCL(s)V
(s)V(s)G
ddddi
o
p         (6) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The open-loop step response of the system was simulated, 
with the open-loop poles located at −41.67+j869.39, the 
natural frequency at 870.39 rads−1, and the damping ratio at 
0.0479. A small damping ratio means oscillations and a huge 
percentage of overshoot in the output voltage of the 
uncompensated system. Thus, a controller is needed to 
change the location of the closed-loop dominant poles so that 
a good transient response and a zero steady-state error can be 
achieved. 
 
TABLE II 
 PARAMETERS OF POWER CONVERTER 
 
Switching Frequency fs  
Input Filter: Lf-Rf, Cf  
Output Filter: Ld-Rd, Cd  
Source Voltage Frequency f 
Line-Neutral AC Voltage VS 
Reference Voltage Vref  
Load Resistance RL     
Load Inductance LL-RL        
 
19.8 kHz 
1 mH to 0.5 Ω,1μF 
6 mH to 0.5 Ω, 220 μF 
50 Hz 
240 Vrms 
400 V 
20 Ω 
160 mH series with 20 Ω 
 
 
  
Fig. 4 Variation of output voltage against modulation gain, M. 
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Fig. 5. Uncompensated step response (a) Vref is changed in 
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Fig. 6 shows the proposed SISO approach with minor-loop 
voltage control. The controller has a derivative compensator 
GC2(s) in a minor loop around the plant and a proportional 
integral compensator GC1(s) in the forward path (an outer 
loop). The minor-loop feedback controller is a more suitable 
implementation than the conventional cascade PID is, 
particularly when step changes are present in the reference 
input. A cascade derivative action in a forward path will 
saturate plant input. Therefore, proportional-integral (PI) 
regulators are used more than cascaded PIDs in industries. 
However, the application of PI regulators alone does not 
greatly improve transient response, particularly when the 
disturbance is large.  
The advantage of using the SISO approach with minor-loop 
voltage control is that the transient response of the system can 
be controlled by tuning only the proportional gain (Kp) to 
achieve the desired response through damping ratios 0 to 1 
(and suitable values of Td and Kd). Unlike other controllers 
(e.g., current controller, sliding mode controller, and 
fuzzy-plus-PI controller), the SISO approach also uses only 
one DC-voltage sensor to achieve zero-steady-state-error 
output voltage with high dynamic response, whether the 
disturbance is small or large. 
 
B. Gain Tuning 
 
The root locus technique was used in designing the value of 
Kp, Kd, and Td because this technique is suitable for a 
SISO-type controller. This technique forces the root locus to 
pass through the desired closed-loop poles on the s-plane so 
that the response meets system performance specifications. 
The basic characteristic of the transient response of a 
closed-loop system closely relates to the location of the 
dominant closed-loop poles. Therefore, the designer/engineer 
should know how the closed-loop poles move on the s-plane 
(the root-locus) as the loop gain varies. The desired response 
specification can be met through an appropriate/suitable gain 
value. The gain-value tuning procedure is as follows: 
a) Find the equivalent closed-loop transfer function (based 
on Fig. 6),  
EDsCsBsAs
sTE d
++++
+
234
)1(
, 
   where A= TdLdCd, B= Td RdCd,+ LdCd, C=Td+RdCd,+ Kd,   
D=1+KpTd, and E=Kp. 
b) Choose value of Td, where -1/Td is a location of zero and 
must be far to the left of the s-plane so that the influence of 
zero on the system can be ignored. Td was chosen to be 
0.0003. 
c) Kd was selected to be about 10 times Td to avoid the 
manipulated variable, u(t), as an impulse function when a 
step-change is applied to the plant. As a result, u(t) will 
become a sharp pulse function. Kd was fine-tuned through a 
study of the root locus shape. In this design, Kd was 0.002.  
d) Kp is the system loop gain. This variable does not change the 
root locus shape. In the beginning, Kp was assumed to be 1.  
 
Fig. 7(a) shows the root locus of the compensated system and 
the location of the closed-loop poles, with Td=0.0003, 
Kd=0.002, and Kp = 50, 100, 200, 500. Fig. 7(b) shows the step 
response of the compensated system, which was stable as long 
as 0 < Kp < 2434. The larger the Kp value, the more dominant 
poles reach the right side of the s-plane, thus increasing 
oscillations in the transient response. The linear-model-based 
proposed controller was then verified on a discrete model on 
the AC–DC buck converter system by using the modified 
SPWM switching technique. 
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C.  Discrete Model 
 
The control algorithm for the minor-loop voltage feedback 
controller in Fig. 6 was developed in a discrete model so that 
the algorithm can be implemented in digital signal processing 
(DSP). The algorithm can be expressed in discrete-time 
domain through the basic concept of integral. The integral 
term can be considered discrete via the following trapezoid 
approximation: 
)]()([
2
)( 1-+
D@ò å ii
t
tetetde
t
tt .           (7) 
The time relationship is ti = Δt*k, 
where Δt is the sampling time, and k is the discrete-time 
index (k=1,2,3….). Equation (7) can be computed in digital 
as continuous summation: 
)]1()([
2
)1()( 11 -+
D+-= keketkuku .        (8) 
Fig. 8 is a block diagram for Eq. (8) drawn on 
MATLAB/Simulink. 
The control block diagrams of Figs. 9(a, b), which show the 
outer-loop GC1 and the minor-loop GC2, were modeled in time 
domain and discrete domain through integral concept.  
According to Fig. 10(b), u(k) is calculated as 
 
)()()( 21 kukuku += ,               (9) 
where 
)]1()([
2
*K)1()( P11 -+
D+-= keketkuku       (10) 
)()()( kykrke -=            (11) 
)1(*
T
K)]1()([
2
)1()( 1
d
d
112 -+-+
D+-= kekeketksumku   (12) 
)1(*1)()(1 --= ksumT
kyke
d
     (13) 
)]1()([
2
)1()( 11 -+
D+-= keketksumksum .    (14)  
 
Substituting (9) into (5) gives M as 
 
PVkukM *5.1/)()( = .           (15) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 10 is the overall system and the proposed controller 
drawn on MATLAB/Simulink. Vo is the voltage measured 
across Cd. The output signal u is generated by the proposed 
control algorithm and is then multiplied with 1/1.5*Vp to 
obtain M (between 0 and 1). M is multiplied to the reference 
signals of the modified SPWM to generate the PWM of the 
three-phase AC–DC buck converter. The saturation block 
limits the value of M between 0 and 1 to protect the system 
from over-modulation.    
 
VI. SIMULATION RESULTS 
The circuit with modified SPWM and discrete control was 
simulated on MATLAB/Simulink. The main objectives of the 
controller design are to obtain zero steady-state error in the 
output voltage (Vo=Vref) despite any step-changes to the 
reference and load and to compensate for the huge 
voltage/current in the system. Results show that the controller 
is able to track the reference voltage with zero steady-state 
error while compensating for the huge starting 
voltage/current. However, in practice, tuning of a suitable Kp 
may be preferred to reduce current stress on the 
semiconductors during transients [15]. A fast and lightly 
damped system gives a fast step response but with the 
consequence of large-amplitude capacitor-charging current. 
 
 
 
 
 
e(k) 
e(k-1) 
Δt/2 u1(k) 
u1(k-1) 
Fig. 8. An integral in discrete-domain. 
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Fig. 9. Control block diagram of minor-loop, Gc2 in (a) 
time-domain and, (b) discrete-domain.  
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Fig. 10. The overall system and its control block diagram.   
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Fig. 11. Compensated step response. (a) Vref is changed in resistance load; (b) Vref is changed in inductive load; (c) resistance load is 
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Fig. 14 Experimental results (steady-state) of the source voltage 
(50 V/div) for phase A, and the source current (5 A/div) for phases 
A, B, and C. 
 
A. Analysis of the reference and load step changes 
In the uncompensated tests, the tests on the control algorithm 
were done in three transient conditions: step-changing the 
reference voltage from 60 V to 400 V with resistance and 
inductive loads, and step-changing the load from 100 Ω to 20 
Ω. The tests were done with feedback gain Kp=100. Figs. 11 
(a–c) show the results for VL-N, Ia, Vo, IL, and M for the three 
cases. Compared with the uncompensated tests, Vo and IL 
were reduced to almost zero in cases 1 and 2 and to below 
5% in case 3. The settling time in the first and second cases 
was 25 ms and was improved greatly (10 ms) over the 
uncompensated system in the third case. 
 
B. Analysis of the reference voltage step changes with Kp 
Transient-response tests on reference-voltage step change 
were done for Kp = 50, 100, 200, and 500 and RL=10, 50, and 
100 Ω. Figs. 12 (a–c) show the results for VL-N, Ia, Vo, IL, and 
M against the values of RL and Kp. The response was faster 
and the overshoot larger when Kp increased. The optimum 
design can be achieved by selecting a suitable gain for values 
of loads. 
 
C. Analysis of the load-resistance step change against Kp 
 
The transient-response tests on step change in load resistance  
were done by using small-value and large-value with 
controller gain, Kp = 50, 100, 200, and 500. The tests were 
done for load resistance RL=100 Ω to 35 Ω at 0.1 s and RL=35 
Ω to 30 Ω at 0.17 s. Fig. 13 shows the results for voltage 
source (Vs), current source (Is), voltage DC (load), 
inductor-current DC (IL), and modulation gain, M against 
different values of load resistance and Kp. The controller is 
able to track the system to reach zero steady-state error faster 
with suitable controller gain in load disturbance tests (small 
and large signal disturbances). 
 
VII. EXPERIMENT RESULTS 
The circuit with modified SPWM and its proposed discrete 
control algorithm were verified by a laboratory prototype. 
The input (Lf-Cf) and output filters (Ld-Cd) are 1 mH to 1 μF 
and 6 mH to 220 μF. The PWM and the proposed control 
algorithm were implemented in TMS320F28335 DSP. 
Fig. 14 shows the modified SPWM and the proposed control 
design achieving a steady-state, sinusoidal input current with 
near-unity power factor. The total harmonic distortion (THD) 
factor for input current was evaluated as THD = 3.5% (voltage 
supply, VL-N = 3.3%). The power factor was evaluated as 0.98. 
Transient tests were done in step disturbance load (case 1) 
and step changing of voltage reference (case 2). Figs. 15(a–b) 
show the results of case 1 (step-changing load from 100 Ω 
to50 Ω) for a system with and without feedback controller, 
respectively.  
 
Fig. 13. Compensated step response of output voltage (Vo), inductor current (IL), input voltage and current (VL-N  and Ia), and 
modulation gain (M), when resistance load changed (100Ω to 35Ω and then to 30Ω) at t=0.1s and 0.17s, for different value of Kp. 
M 
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Fig. 15 Case 1: step-change of disturbance load (a) without 
controller and (b) with the proposed controller. 
 
 
 
 
 
 
 
 
 
 
Fig. 16 Case 2: Vref step-change for a system without controller. 
 
The proposed controller can eliminate steady-state error 
with high dynamic response in output voltage compared with 
the system without controller (non-zero steady-state error). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 17 Vref step-change for a system with proposed controller 
with (a) Kp=50, (b) Kp=100, (c) Kp=200, and (d) KP=300. 
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Fig. 18 Vref step-change: (a) 40 V to 50 V, (b) 35 V to 95 V, and 
(c) 40 V to 120 V. 
 
Case 2 tests were done by changing the Vref from 20 V to 
55 V. Fig. 16 shows that the system without feedback 
controller presents about 25% overshoot in DC output voltage 
and more than 100% overshoot produced in output current. 
The steady-state voltage is measured at 45 V and gives an 
offset value of 10 V because of the non-ideal converter 
elements. The results of the system with the proposed 
controller shown in Figs. 17(a)–(d) verify that the proposed 
controller can eliminate steady-state error from the output 
voltage. Our results confirm that the transient response can be 
controlled by tuning only the proportional gain Kp. The 
response is faster and the percentage overshoot (especially in 
IL) is larger when the controller gain Kp is increased. Figs. 18 
(a–c) show the step-response test with different values of Vref 
for experimental verification. Kp is 100. 
 
VIII. CONCLUSIONS 
 
A discrete minor-loop voltage-feedback controller for a 
three-phase AC–DC buck converter has been presented. The 
controller addressed the drawbacks of modified SPWM by 
improving the steady-state and dynamic responses. The 
advantages of the proposed controller are ease of tuning and 
its use of only one sensor (DC voltage sensor). The 
theoretical strategy of this controller is based on a 
second-order linear model in Laplace form to diminish 
complex mathematical equations from system step-response 
analysis. The algorithm of the controller was modeled in 
discrete domain and then verified by MATLAB/Simulink 
simulation on an AC–DC buck-converter with modified 
SPWM switching technique. The results show that the 
proposed controller is able to compensate start-up 
current/voltage, reach zero steady-state error, and produce 
sinusoidal AC current with near-unity power factor in three 
transient cases: (1) the voltage reference changed for linear 
and non-linear loads, and the load changed. Transient 
analysis was also done with different controller gains to 
determine the controller that suits system application and 
requirement. 
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